Although qubit coherence times and gate fidelities are continuously improving, logical encoding is essential to achieve fault tolerance in quantum computing. In most encoding schemes, correcting or tracking errors throughout the computation is necessary to implement a universal gate set without adding significant delays in the processor. Here we realize a classical control architecture for the fast extraction of errors based on multiple cycles of stabilizer measurements and subsequent correction. We demonstrate its application on a minimal bit-flip code with five transmon qubits, showing that real-time decoding and correction based on multiple stabilizers is superior in both speed and fidelity to repeated correction based on individual cycles. Furthermore, the encoded qubit can be rapidly measured, thus enabling conditional operations that rely on feed-forward, such as logical gates. This co-processing of classical and quantum information will be crucial in running a logical circuit at its full speed to outpace error accumulation.
I. INTRODUCTION
Fault-tolerant quantum computation offers the potential for vast computational advantages over classical computing for a variety of problems [1] . The implementation of quantum error correction (QEC) is the first step towards practical realization of any of these applications. This typically requires detecting the occurrence of an error by performing a stabilizer measurement, followed by either a corrective action on the physical device (active QEC), or a frame-update in software (passive QEC) [2] [3] [4] . In either case, these checkpoints must occur regularly to protect a quantum state throughout the computation. To do that, one needs to rapidly measure the stabilizers with high fidelity and without disrupting the encoded qubit. In spite of these challenges, recent progress has been made in repetitive stabilizer measurements across a diverse range of physical architectures including trapped ions [5, 6] , superconducting qubits [7] [8] [9] [10] [11] , and defects in diamond [12] .
Active feed-forward control is useful not only for active error correction [13] [14] [15] [16] , but also for other QEC schemes employing state injection and magic-state distillation [3, 17] , both of which may be used in implementations of a universal logical gate set. In all cases, determining the appropriate control and implementing it in real time with minimal latency is a particularly attractive capability for efficient error correction techniques [4] .
Furthermore, when the stabilizer measurements cannot be trusted as they themselves are error-prone, one can introduce a decoder that uses information from multiple rounds of stabilizer measurements [18] or from the spatial connectivity of the device [19] to determine the appropriate correction. Unfortunately, performing the decoding calculation in software at a high level of the hardware stack hinders low-latency correction and fast feed-forward control due to the communication and computation overhead [7] .
In this Letter, we overcome this bottleneck by performing both QEC decoding and control with custom lowlatency hardware, which acts as a classical co-processor to our quantum processor. We demonstrate repeated active correction as well as real-time decoding of multi-round stabilizer measurements. We show that the decoding strategy successfully mitigates stabilizer errors and identifies the encoded state with a latency far below the qubit coherence times, while matching the results obtained by post-processing on a conventional computer.
II. SETUP
For our demonstration, we implement a three-qubit code that corrects bit-flip errors (X), and is sufficient to encode one logical bit of classical memory. We use an IBM five-transmon device similar to ibmqx2 [20, 21] (Fig. 1) , of which three transmons (D 1 , D 2 , D 3 ) are used as data qubits, and two (A t , A b ) as ancilla qubits to measure the stabilizers. Each qubit is coupled to a dedicated resonator for readout and control. Additional resonators dispersively couple D 1 , D 2 with A t and D 2 ,
We perform CNOT gates between data and ancilla qubits by using a sequence of single-qubit gates and a ZX 90 rotation driven by the cross-resonance interaction [24] . By applying two CNOT gates in succession controlled by two different data qubits with a single ancilla as the target, the parity of the data qubit pair is mapped onto the ancilla state. The same protocol is applied simultaneously to both data qubit pairs, with the shared qubit D 2 interacting first with A t , then with A b (Fig. 1b ). The ancilla measurement result a t,b = 0(1) ideally corresponds to even (odd) parity for the corresponding pair. We refer to the complete sequence comprised of 4 CNOT gates and ancilla measurement as a single error correction cycle. The result of each cycle (the measurements a t , a b ) is a syndrome which identifies which data qubit (if any) has most likely been subjected to anX error. Key to preserving a logical state is the capability of repeating such stabilizer measurements [6, 7, 10, 11] , which has two technical requirements. First, the two ancilla qubits must be reused at every cycle, either by resetting them to the ground state [25, 26] or by tracking their state. For either reset or state-tracking by measurement, we need to ensure that the readout process is nondestructive, i.e., the result is consistent with the qubit state at the end of the measurement. This sets an upper limit to the allowable photon number, and therefore to the readout fidelity [27] . Second, the readout cavities must be depleted of photons before starting the new cycle to prevent gate errors. To accelerate the cavity relaxation to its steady-state (near vacuum), we employ the CLEAR technique [28] for the slower resonator coupled to A b (Table S2), reducing its average photon population to < 0.1 in 600 ns. Altogether, we measure a single-round joint stabilizer readout fidelity of 0.61, averaged over the 8 computational states of the data qubits (see Supplemental Material Fig. S2 ).
An integral part of our experiment is the interdependence of qubit readout and control, mediated by fast processing of the measurement results. For this purpose, we use a combination of custom-made and off-the-shelf hardware consisting of Pulse Sequencers, Receivers, and a Processor (see Fig. 1c ), all based on field-programmable gate arrays (FPGAs). In particular, the storage capability of the Processor FPGA enables expansion beyond one-time feedback protocols [8, 29, 30] , where conditional actions rely on single, or joint but simultaneous measurements. During each QEC cycle, digital-to-analog converters (DACs) in the Pulse Sequencers produce a pre-programmed series of gate and measurement pulse envelopes. Each returning readout signal is captured by a Receiver channel via an analog-to-digital converter (ADC), where it is integrated and compared against a calibrated threshold to determine the qubit state [27, 29] . The Processor collects all the digitized results and stores them in memory. After a preset number N of cycles have been executed, the Processor feeds the stored values to an internal custom calculation engine. The engine function result is broadcast to the Pulse Sequencers, which conditionally apply a corresponding set of gates. The overall latency to store and process the classical data and to issue a conditional pulse is 590 ns, a small fraction of coherence times [27] .
We will explore three distinct approaches to the bit-flip code. In all cases, we first prepare the logical excited state |111 . Next, we apply one of the following schemes: i) uncorrected, in which the cycle is performed but no correction is applied to the data qubits based on the syndrome measurements, and the ancilla qubits are not reset; ii) repeated error correction (REC), in which a correction gate is conditionally applied to the data qubits after each error correction cycle based on the syndrome result, and the ancillas are reset; iii) decoder error correction (DEC), in which N cycles are performed without ancilla reset or corrective gates and the set of syndromes from all N cycles are used to determine and apply the optimal correction via a decoder [18] . To assess how well each code has protected the prepared state after a desired number of cycles, we perform a logical data measurement. This involves measuring the constituent physical data qubits and computing the majority function over the digitized results {d 1 , d 2 , d 3 }. In cases i) and ii), the majority function is calculated offline. In case iii), the Processor computes both the decoding and majority functions sequentially [27], making the result available for further conditional operations.
III. RESULTS
We begin by comparing the REC protocol to the uncorrected case (Fig. 2 ). For REC, there is a one-to-one relation between the two-bit value syndrome {a t , a b } and one of the 3 possible correctiveX gates (in blue in Fig. 2a ), or no gate at all. The same syndrome value is used to actively reset the ancilla qubits for use in subsequent cycles ( Fig. 2b) .
When the correction is based on a single round of stabilizer measurements, false positives (largely due to CNOT gate and ancilla readout errors) immediately propagate to the data qubits. These errors dominate in the case of d 1 and d 3 , whose average values decay faster with the number of cycles than without active correction ( Fig. 2b) . Conversely, the larger intrinsic error per cycle for d 2 (due to its shorter T 1 ) is partially compensated by the protocol. Overall, this gain nearly balances out the errors introduced by the active error correction, as shown by comparing the results of the majority function ( Fig. 2b ). REC can be thought of as repeated one-time feedback, where the Processor storage and calculation engine are unused. The added latency is considerable: for each cycle, the stabilizer results are aggregated by the Processor and forwarded to the Pulse Sequencers (400 ns), followed by correction and reset operations (160 ns).
Improvements in logical state protection are achieved by correlating multiple stabilizer measurements using the DEC protocol. In Ref. [7] , a simplified minimum-weight perfect matching decoder [18] was used to post-process the syndrome results and differentiate between true data bit flips and false positives. We apply the same method ( Fig. 3 ), but with the crucial difference that the results are processed in real time. Specifically, the Processor acquires stabilizer measurement results for N cycles and 
Verify uses the engine to decode them into the appropriate set ofX gates using a precomputed lookup table. These corrections are then applied by the Pulse Sequencers on the data qubits. Finally, the data qubits are measured as in Fig. 2 , with the majority function also computed on the Processor. Whereas for N ≤ 2 the decoder is ineffectiveas there are not enough records to identify ancilla readout errors -a gap emerges at larger N ( Fig. 3c ) in favor of the decoder. Furthermore, this scheme eliminates the per-cycle latency cost; the latest ancilla results can be processed while the next cycle is executing. The total additional latency becomes fixed at 1300 ns (590 ns for each Processor engine call, 120 ns for corrective gates), approximately equal to that accrued over 2 REC cycles (Table I) .
In an effort to minimize errors by avoiding unnecessary quantum gates, it is important to move as many operations as possible to the classical hardware. In this case, we note that measuring the data qubits immediately after conditionalX gates is equivalent to inverting the classical measurement result. Therefore, in a final experiment ( Fig. 4 , triangles) we dispense with the active correction and instead filter the d i results based on the Fig. 3 ). The results obtained by replacing the correction in DEC with a PFU (triangles) match those obtained by post-processing (diamonds) the uncorrected data using the same decoder. In all DEC cases and for N > 1, m stays above the result expected from an equivalent idle time (gray curve). Inset: difference between the average majority result for DEC with PFU and REC. decoder output. This corresponds to a Pauli-frame update (PFU) [2] applied just before the measurement. The slight reduction in latency (120 ns) and error rate due to the absence of these pulses consistently achieves 1 − 2% improvement for all N over the actively corrected case.
The results match those obtained by post-processing all the data in software (diamonds), confirming that the fast classical loop works as expected.
Finally, we evaluate the decoder against the majority result we would obtain by replacing the QEC gates and measurements with an idle time of equal duration. The result shows that, for all N > 1, DEC has a higher success probability of determining the initial state compared to free decay ( Fig. 4 , gray curve).
IV. CONCLUSIONS
Although the experiment ends with the measurement of the data qubits, the readily available majority result may be used to condition additional operations on a second encoded qubit, such as for teleportation of a S gate [31]. More generally, the ability to update the Pauli frame in real time will be essential to implement quantum algorithms at the logical level. Since not all gates can be transversal in any given code [32] , conditional operations based on the current frame can be used to complete the universal gate set (e.g. T gates in the surface code [17] .)
In conclusion, we have demonstrated the repeated measurement and real-time processing of stabilizers for a minimal bit-flip code. An intertwined readout and control system provides a real-time interface to the quantum processor, converting a series of stabilizer results to the current Pauli frame without interrupting the execution of a potential algorithm. This approach is not limited to superconducting qubits, but is applicable to any quantum computing platform that faces coherence-limited operation.
Furthermore, this control architecture can be extended to larger-distance circuits such as the surface code. However, in the current implementation, the size of the lookup table limits the number of syndrome measurements that can be processed simultaneously [27] . Future development will target the hardware implementation of the decoder [33], possibly using neural networks to optimize performance [34] . 
V. SUPPLEMENTAL MATERIAL

A. Methods
The real-time protocols presented in the manuscript rely on the interconnection between the receivers (two Innovative X6-1000M digitizers), the Processor (BBN Trigger Distribution Module -TDM in Ref.
[S1]), and the Pulse Sequencers (BBN Arbitrary Pulse Sequencers -APS2). The event sequence and the communication between those instruments for the experiment in Fig. 3 in the main text are illustrated below.
1. Processor initializes Decoder for N cycles. in Fig. S4 ) converts the readout signals into assigned qubit states. The results {a n t , a n b } are fed back to the Processor, which stores them in the appropriate registers. 5. Repeat from step 2 until the N cycles are completed. 6. Processor loads the stored syndromes {a n t , a n b } for n = 1...N 7. Decoding step: Processor calls a lookup table with the mapping between the aggregate syndrome measurements and the most likely bit flip errors [S2] . There are 8 possible decoder outputs, corresponding to up to one bit flip for each of the 3 data qubits (an even number of bit flips on the same qubit will cancel each other). 8. Processor broadcasts the results of decoding to all the Pulse Sequencers. 9. Pulse Sequencers issue the correctiveX gates to the appropriate data qubits. 10. Initialize Majority function. 11. Measure the data qubits D 1 , D 2 , D 3 . 12. The data qubit Receiver (Digitizer X6-1000M (B)) converts the readout signals into assigned qubit states. The results {d 1 , d 2 , d 3 } are fed back to the Processor, which stores them in the appropriate registers. 13. Processor loads the stored {d 1 , d 2 , d 3 }. These results are also saved on the measurement computer ( Fig. 3b ). 14. Processor applies the majority function on the bits above. 15. Processor broadcasts the result to all the Pulse Sequencers. 16. A Pulse Sequencer issues a digital output when the majority output equals 1. This is acquired by one of the digitizers and saved on the measurement computer ( Fig. 3c) .
B. Classical hardware
To facilitate this sequence, key modifications were made to the Pulse Sequencer and Processor gateware, relative to the system described in Ref. [S1] . In particular the 'steering logic' was greatly expanded to enable the necessary Processor functions. The logic defines the relationship between measured inputs and control commands broadcast to the Pulse Sequencers.
First, acceleration engines were implemented on the Processor. The two engines currently available support the calculations necessary for the bit-flip code: Decoding and Majority. The Decoding lookup table stores a mapping of precomputed combinations relating syndrome measurements and data qubit errors. Currently the table supports up to eight cycles, with two ancilla measurements per cycle. The Majority function, here used on the final data qubit readout, can operate on up to 32 bits.
Second, to store measurement and calculation results, 4 kB of block RAM is allocated on the Processor FPGA. This memory allows the Processor to accumulate measurement results to be used by the engines (Fig. 1c) . Calculation results are also stored in this memory, at separate addresses from the measurement results.
Section IV of Ref.
[S1] describes the original communication capability between Pulse Sequencers and Processor. Broadcasts from the Processor were limited to triggers and the results of one-time measurements. Consequently, for this work, the one-way SATA communication link was modified to support additional data transfer functionality. The link now also supports address and data pair transfers (sent as an eight-byte message). In this way, the Processor can transmit selected contents of its block RAM, such as engine results, to all Pulse Sequencers. In the case of active correction, a Pulse Sequencer utilizes this information to emit a pulse 590 ns after the last measurement result is made available ( Table S1 ).
Control functions have been integrated into a publiclyavailable software stack [S5] to initialize the steps in Sec. V A and manage the address space in the Processor block RAM. 
FIG. S1. Detailed gate circuit for the active correction case of Fig. 3 and N = 2. All pulses are generated by BBN APS2 pulse sequencers [S1] and upconverted with I/Q mixers to the desired qubit and cavity frequencies (see Table S2 ). For simplicity, only one channel per I/Q pair is shown and state preparation is omitted. Single-qubit gates are implemented with a diatomic Clifford library made of X π/2 and partial Z rotations [S3] . CNOT gates are implemented by concatenating echo cross-resonance (CR) pulses with the appropriate single-qubit gates [S4] . For each qubit, a single channel is used to produce its own gates and all the CR tones where it plays the role of the control qubit. Thus, for example, the D2 channel switches coherently between fD2, fAt, and f Ab to implement the CNOT targeting At first, followed by one targeting A b (see Figs. 1a, S4 ). This is achieved using the on-board fast frequency hopping developed in Ref. [S1] . Measurement pulses are also generated by one I/Q pair per qubit, with the exception of D1, D3, whose pulses are combined and applied simultanously to both qubits.
Step 
VI. NUMERICAL SIMULATIONS
In this section we describe the model and methods used to obtain the numerical simulation results shown in the main text. We chose not to do a full time-dependent master equation simulation of the error correction, as such an open system simulation is numerically intensive. Further, for the real-time error correction with ancilla reset, interspersing strong measurement and conditional operations within a time-dependent evolution is a nontrivial task. Instead, we use a simulation model that is approximate, but with well-controlled error that does not significantly reduce the accuracy of our results. We aim for qualitative agreement with the experimental results using a model with no fit parameters (i.e. we do not search amongst models for a best fit to the data), with all free parameters in our model determined by independent characterization of the device.
Each round of the error correction can be thought of as an entangling operation (CNOT gates), followed by a measurement operation, followed by an optional correction and ancilla reset operation. This can be represented by the following composition of linear maps
where ρ i is the state after the i'th round of error correction, and E, M, and R m are the entangling, measurement, and correction/reset operations respectively, with the correction/reset operation being conditional on the vector of ancilla measurement outcomes m. We now describe how we simulate each of these operations in detail.
A. The Entangling Operation
The ideal entangling operation is a sequence of CNOT gates between the data and ancilla qubits. We account for experimental imperfections in two ways, which roughly correspond to a separation of the coherent and incoherent error. We account for coherent error in the CNOT gates using one of two models. Our first model for coherent error in the CNOT gates is that there is some over-rotation in the ZX-interaction, and stray ZZ-coupling between connected pairs of qubits. The CNOT gate on data qubit d and ancilla qubit a is described by the unitarŷ
whereẐ d 90 (X a 90 ) is a single qubit 90 • rotation on data qubit d (ancilla qubit a) about the Z (X) axis, which we assume is perfect. The cross-resonance interaction Hamiltonian is given bŷ
where we use a compact notation for our operators that assumes an identity operator on a qubit unless otherwise written.
Here t a d and η kn are the gate length, and experimentally characterized ZZ-coupling matrix. The set C describes all qubits that are connected by a resonator (such that a stray ZZ-coupling exists) but with connections to the data qubit d removed. This is because we implement a single-echo CR gate [S8, S9] , which cancels the leading order effect of stray ZZ-coupling with the data qubit. The angle β d a characterizes the over-rotation error, which we estimate from 2-qubit randomized benchmarking (RB) of our CNOT gates. This is an overestimate of the rotation error, as both decoherence and ZZ-coupling also contribute to the RB decay. However, we take an overly cautious view of our device performance and attribute all of the RB decay to over-rotation error.
It is important to note that the Hamiltonian in Eq. (S3) is a simplification of the actual time-dependent Hamiltonian describing the fact that there is a pulse-shape associated with the CR drive. The dynamics generated by such a time-dependent Hamiltonian and Eq. (S3) are equivalent if there is no ZZ-coupling. When ZZ-coupling is present, the time-dependent version of Eq. (S3) no longer commutes with itself at different times, and the 
FIG. S4. Detailed wiring from room temperature through the various stages of the Bluefors refrigerator housing the qubit device. The pulse waveforms produced by the Pulse Sequencers are input to the ports of IQ mixers and upconverted to qubit or resonator frequencies (see also Fig. S1 ). expression in Eq. (S2) is not the full transformation, but the leading order approximation via a Magnus expansion. While it is important to point out these (and other) discrepancies between theory and experiment, we do not believe that they have a significant enough effect to diminish the qualitative conclusions of our simulations.
Our second model for coherent error also uses the unitary of Eq. (S2) generated by Eq. (S3), but with β d a = 0 for all data-ancilla pairs (keeping the stray ZZ-coupling). Instead, we model the ancilla qubit error probabilistically, using the experimentally measured probabilities, γ a , that either of the ancilla qubits have erroneously changed state after the entangling operation (i.e. conditioned on no data qubit error). We draw a pseudorandom number s, and if s < γ a we say that an error has occurred and flip the state of the ancilla qubit. This probabilistic model for coherent error is in fact not coherent, but is rather the incoherent approximation to the coherent error sources that cause ancilla qubit flips. In our simulations, the ancilla flips are (potentially) implemented after the CNOT unitary operation.
We include incoherent error by introducing decoherence due to qubit relaxation (T 1 ) and dephasing (T 2 ). We follow our imperfect unitary with a decoherence operation N t a d , which we implement using the Kraus operator formalism [S10] . This operation implements an amplitude and phase damping channel on all qubits (data and ancilla) using the experimentally characterized values of T 1 and T 2 for a time duration t a d that is the length of the CNOT gate on data qubit d and ancilla qubit a.
The complete circuits for the entangling operation for both models of the coherent error are given by
where U a d (ρ) =Û a d ρ(Û a d ) † , and A F is the probabilistic ancilla flip of coherent error model 2. This circuit encodes that fact that the CNOT gates are done simultaneously in pairs, and as such τ 1 = max[t 2 1 , t 1 2 ] and τ 2 = max[t 3 1 , t 2 2 ]. In practice, we find minimal difference between the simulation results of the two circuits, and the results presented in the main text have used the second model of coherent error, given by E 2 .
This separation of decoherence from the unitary operation is an approximation, and a more physically accurate picture would arise from solving the time-independent master equatioṅ
for a duration t j k for the CNOT gate on qubits d j and a k . Here D[x]ρ =xρx † − x †x , ρ /2 is the usual dissipator, and T φ = 2T 1 T 2 /(2T 1 − T 2 ) is the pure dephasing rate. The summation indexed by n is over all qubits (data and ancilla) which in general have different coherence times. Our decomposition into separate decoherence and unitary operations captures the dominant effects of the full simulation, and is accurate to the level we desire. It also considerably simplifies the composition of multiple CNOTs on different qubits into the full operation E.
B. The Measurement Operation
To simulate strong quantum measurement we use a stochastic quantum simulation technique. After each entangling operation, we calculate the probability that each ancilla is in its excited state
We then generate two pseudorandom numbers, r (a) . If r (a) < p (a) e , we project ancilla a to the excited state, and renormalize the density matrix. Otherwise, we project to the ground state and renormalize.
This approach introduces probabilistic trajectories to our simulation, and each set of states {ρ i } describes a round-by-round history of the system evolution for one particular trajectory. We perform this simulation many times to generate sufficient realizations of the stochastic evolution to calculate the average evolution
where ρ k i is the k'th realization of the simulation at the i'th round, and K is the total number of realizations. In practice we have chosen K = 10 5 .
We introduce noise into the measurement operation in the following ways. We simulate decoherence during the measurement process by following or preceding the ancilla state projection by the phase and amplitude damping channel described in the previous section. As before, we implement this decoherence on all qubits, for the measurement time t m , and our simulations show little noticeable difference between these orderings of the decoherence channel and the projection operation.
To simulate measurement infidelity we again use a stochastic technique. For each trajectory, at each round we store the measurement results for later use in our decoder during the correction operation. We draw a second pair of random numbers, and if either of these is less than the corresponding measurement infidelity, we flip the value of the stored result for that ancilla. We emphasize that we are not flipping the state of the ancilla in ρ k i but only of the stored classical bit representing the measurement outcome.
Finally, we also simulate measurement back-action on the measured ancilla qubit using a stochastic technique. As before, we draw a third pair of random numbers, and if either of these is less than the corresponding measurement back-action rate, we flip the state of the ancilla, by acting directly on ρ k i . For both the measurement infidelity and measurement back-action rates, we use values obtained from the experimental characterization of measurement we have performed for each ancilla qubit in our device.
This measurement back-action comes from effects not captured by the standard description of dispersive measurement in circuit QED, which is usually considered to be quantum non-demolition [S11]. These effects can have a variety of sources [S12-S17], and can be either incoherent or coherent. Our device characterization indicates that for our experiment these effects are likely incoherent, hence the model we have chosen.
C. The Correction and Reset Operation
The final operation in our simulations is (optional) correction of the data qubits, and (optional) reset of the ancilla qubits. For simulations with no error correction at all (which form the baseline control experiment), nothing occurs during this operation. For multi-round decoding using the decoder from Ref. [S2] , the correction operation happens only after the final round. In this case, m is a 2 × N matrix containing the ancilla measurement results for N rounds of error correction. The multi-round decoder takes as input m, and outputs a correction operation, consisting of either identity orX gates applied to each data qubit, to apply to ρ k N (as a reminder k indexes the trajectory). We assume this correction operation can be done without error, as it need not be done in physical hardware, but only in software frame-tracking (see main text).
For repeated single-round error correction, the correction operation happens after every round, and is therefore applied to each ρ k i . Here, m is a 2 × 1 vector containing the ancilla measurement outcomes for only the i'th round. No decoder is necessary to determine the correction in this case, as the values of m determine which data qubits should be flipped. The operatorĈ 1 ⊗Ĉ 2 ⊗Ĉ 3 is applied to ρ k i , with eachĈ i ∈ {Î,X}. This is followed by a condi-tional flip (i.e. reset) of the ancilla qubits, that depends on m.
As the repeated single-round correction must be applied in hardware, we believe it is worthwhile to simulate error in the correction operation. We add additional decoherence before the correction gates, using the same phase and amplitude damping channel as before (on all qubits). This is to account for the lag time between measurement and correction, during which the hardware determines the appropriate correction. We also introduce errors into the the correction gateX in one of two ways. The first is an incoherent error model, where we assume that with some probability (which can be determined from the experimentally characterizedX gate error) theX gate fails, and nothing happens to the qubit. As we have done for all other stochastic processes in our simulation, we implement this probabilistic failure using pseudorandom number sampling.
The second possible way to implement errors is by including the stray ZZ-interactions into the correction gate via the Hamiltonian
whereĈ i ∈ {Î,X} are the correction operators for the data and ancilla qubits, with t 1q the single-qubit gate time. We have suppressed the tensor product symbols for brevity of notation. The set A consists of all connected qubits such that a ZZ-interaction exists between them. Our imperfect correction unitary is thus given bŷ U cor = exp −iĤ cor t 1q .
Following this unitary, we implement a final decoherence operation on all qubits for a length equal to the singlequbit gate time t 1q . We again find little quantitative difference between the simulation results with these two reset error models.
